PDN Resonance-Induced Silent Data Corruption
Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.
Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.
- Symptom
Hardware logs (dmesg, Xid, DCGM) appear completely healthy with 0 errors.- Root cause
- Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.
- Recommended fix
- Ensure ECC is enabled to catch voltage-induced bit flips, and apply power caps. - sudo nvidia-smi -e 1
- How Denpex helps
- Denpex matches PDN Resonance-Induced Silent Data Corruption across every rank in a distributed run and reports which rank failed first, so you act on the initiating node instead of the loudest one.
What this failure is
PDN Resonance-Induced Silent Data Corruption is a Hardware failure seen during ML training runs. Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins. Common tags: Power Delivery, User Report.
Is this what broke your run? Paste your log.
You're reading about PDN Resonance-Induced Silent Data Corruption. Paste your own crash log or traceback below and get the real root cause for YOUR run, not this generic entry. No account, no card. Logs are masked at ingress and never saved to account history.
Want 14 days on the Scale plan?
Request an evaluation code. A verified workplace organization activates up to 50 diagnoses a day, alerts, history, and follow-up questions. No credit card or automatic subscription.
Why it happens (the mechanism)
Because no hardware interrupt fires, data science teams assume the corruption is a mathematical instability - blaming learning rates, bad data batches, or initialization weights. Weeks of algorithmic debugging ensue for a purely electrical problem.
What you'll observe
- The training loss diverges inexplicably despite a stable learning rate.
- The model begins generating gibberish or NaN values.
- Hardware logs (dmesg, Xid, DCGM) appear completely healthy with 0 errors.
Common symptoms and what they mean
| Symptom | Why it happens |
|---|---|
| No system or kernel logs generated. | Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins. |
| Loss spikes, NaN generation, or checkpoint divergence. | Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins. |
Which systems are affected
- Model
- Hardware
How to confirm this is the problem
Use this checklist to test the hypothesis against a small reproduction. No single line proves the root cause, so preserve the preceding events and compare one variable at a time.
- ✓Implement software-level tensor checksums or bounds checking during training.
- ✓Verify if ECC is disabled on the host; disabled ECC masks voltage-induced memory corruption.
Searchable error signature
Hardware logs (dmesg, Xid, DCGM) appear completely healthy with 0 errors.Use this text as a lookup key in logs and upstream issue trackers. It is not presented as a captured customer log. Confirm the cause from your own preceding events, versions, configuration and the cited references.
The fix and the prevention pattern
The root cause is on this page and stays free. A free account adds the exact remediation steps, saved history, and the fix on every entry in the encyclopedia.
Sign up free. Unlock the full analysisNo credit card. Daily allowance follows verified trust tier. Instant access.
Diagnose this failure in VS Code
Select the traceback or open the failed terminal, then run Denpex locally to see the initiating rank, collateral failures, exact fix, and verification command without uploading the log.
Install the free VS Code extensionRoot cause
- Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.
The fix and how to prevent it
Evaluate Denpex on your own logs
Request a Scale evaluation code. A verified workplace organization activates 14 days with up to 50 diagnoses a day. Every account keeps its current diagnosis allowance and gets a verification path. No card or automatic subscription.
Don't just read the fix, diagnose your run
The encyclopedia tells you what went wrong. Denpex tells you what went wrong in YOUR training run. With your logs, your config, and your stack.