What does this failure look like in production?

In production this failure typically appears during the first tens-to-hundreds of training steps: loss curves become non-monotonic, validation metrics plateau above the baseline, and downstream checkpoints either diverge or fail to improve. Engineers frequently misread it as data drift when the underlying mechanism is highly synchronous computational workloads (like dense gemms in llms) cause periodic power oscillations that resonate with the physical pdn, causing voltage droops that violate logic gate timing margins.. Validating against the symptom list in this entry is the fastest way to confirm the diagnosis.

Is this a hardware or a software issue?

Hardware failures can look like either layer depending on the symptom. The discriminator is the resolution of the symptom to the recommended fix: if applying the steps under "How to fix it" eliminates the symptom, this is a software/configuration class issue regardless of the hardware it surfaced on. Repeat the fix on a fresh node to confirm.

How long does the fix typically take?

Most resolutions from this entry take 10 to 30 minutes of engineer time once the diagnosis is confirmed. Long fixes come from skipping the diagnosis step and chasing apparent symptoms (validation drift, memory growth, slow throughput) instead of the actual root cause listed above. Apply the fix in a small experiment first, then roll it forward.

Does this affect inference or only training?

Primarily this is a hardware failure observed during training, but the same misconfiguration can leak into downstream evaluation and serving. Treat the prevention checklist as a guardrail: any pipeline that touches a trained checkpoint should re-validate the failure mode before promoting the model.

What's the cheapest way to confirm this is the problem?

Cheapest signal: reproduce the symptom on a 1-GPU toy run with the same configuration. If the toy run exhibits the same behavior, the cause is the configuration rather than the cluster. If only the multi-GPU run is affected, the failure is a distributed interaction, so Model is the most likely layer to inspect.

Can the Denpex platform detect this automatically?

Yes. Denpex correlates the symptoms in this entry against your training logs in real time and surfaces the failure taxonomy, root cause, and exact remediation command on the console. Three full diagnoses are included free during signup, and the encyclopedia entry you are reading is generated from the same signal library that powers the platform.

What related failures should I check next?

Closely related failures cluster around #power delivery, #user-report. After applying this fix, validate against the related entries below to confirm no overlapping cause is masking as this one. Engineers routinely discover that the dominant failure mode is actually a second, sibling failure compounded on top.

Will this recur after the fix?

Applied once with the prevention checklist, this failure does not recur under normal operation. The recurring variant most engineers encounter is the re-emergence of the same symptom on a different model or stack after power delivery is upgraded. Pin compatible versions and rerun the prevention smoke test on every dependency change.

Is there a fingerprint I can monitor?

Yes. No system or kernel logs generated. is the highest-signal fingerprint. Wire a metric or alert on that signal (or its absence after the fix) so you can detect the recurrence automatically. The Denpex platform encodes this exact fingerprint and surfaces it directly in the dashboard.

What is the official documentation that covers this?

Reference documentation is listed in the References section at the bottom of this entry. The most authoritative URLs are the upstream framework docs and the issue trackers cited; the Denpex entry synthesizes both into the executive, engineer, and on-call perspectives so each audience can act without reading every linked source.

Does this entry include working code?

Yes. The "Code Examples" section contains copy-paste-ready snippets that target the most common stacks (PyTorch, Hugging Face Trainer, DeepSpeed, Megatron-LM, vLLM/Transformers). Each snippet is annotated with why it works so you can adapt the pattern to your own framework without losing fidelity.

PDN Resonance-Induced Silent Data Corruption

Q: How does this scale from 1 GPU to 1000 GPUs?

At single-GPU scale the symptom usually looks like slow convergence or a single anomalous loss value. At 64+ GPU scale, distributed interactions amplify highly synchronous computational workloads (like dense gemms in llms) cause periodic power oscillations that resonate with the physical pdn, causing voltage droops that violate logic gate timing margins. through collectives, and the failure can manifest as a full job abort. Always reproduce the fix at the smallest cluster configuration that still exhibits the symptom before promoting to production scale.

Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.

Quick answer

Symptom: Hardware logs (dmesg, Xid, DCGM) appear completely healthy with 0 errors.
Root cause: Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.
Recommended fix: Ensure ECC is enabled to catch voltage-induced bit flips, and apply power caps. - sudo nvidia-smi -e 1
How Denpex helps: Denpex investigates PDN Resonance-Induced Silent Data Corruption using the evidence you provide or your connected workload collects. Earlier rank, host or application evidence is needed to distinguish an initiating failure from a downstream report.

Hardware#power delivery#user-report

What this failure is

PDN Resonance-Induced Silent Data Corruption is a Hardware failure seen during ML training runs. Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins. Common tags: Power Delivery, User Report.

Live diagnosis, no signup

Is this what broke your run? Paste your log.

You're reading about PDN Resonance-Induced Silent Data Corruption. Paste your own traceback and relevant evidence for an investigation of your workload, with a next action or a specific missing fact. A reference entry does not establish your cause. No account or card for the free diagnosis. Review data handling before submitting sensitive logs.

Before uploading, review cloud data handling and local options.

training_logs.txt

No log to hand? Try one:

Upload or drop a plain-text log

Upload your log file. Large files are processed in your browser. Only selected evidence is submitted when you run diagnosis.

3 free diagnoses/day

Why it happens (the mechanism)

Because no hardware interrupt fires, data science teams assume the corruption is a mathematical instability - blaming learning rates, bad data batches, or initialization weights. Weeks of algorithmic debugging ensue for a purely electrical problem.

What you'll observe

The training loss diverges inexplicably despite a stable learning rate.
The model begins generating gibberish or NaN values.
Hardware logs (dmesg, Xid, DCGM) appear completely healthy with 0 errors.

Common symptoms and what they mean

Symptom	Why it happens
No system or kernel logs generated.	Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.
Loss spikes, NaN generation, or checkpoint divergence.	Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.

Which systems are affected

Model
Hardware

How to confirm this is the problem

Use this checklist to test the hypothesis against a small reproduction. No single line proves the root cause, so preserve the preceding events and compare one variable at a time.

✓Implement software-level tensor checksums or bounds checking during training.
✓Verify if ECC is disabled on the host; disabled ECC masks voltage-induced memory corruption.

Root cause

Highly synchronous computational workloads (like dense GEMMs in LLMs) cause periodic power oscillations that resonate with the physical PDN, causing voltage droops that violate logic gate timing margins.

The fix and how to prevent it

Searchable error signature

search key

Hardware logs (dmesg, Xid, DCGM) appear completely healthy with 0 errors.

Use this text as a lookup key in logs and upstream issue trackers. It is not presented as a captured customer log. Confirm the cause from your own preceding events, versions, configuration and the cited references.

The fix and the prevention pattern

The root cause is on this page and stays free. A free account adds the exact remediation steps, saved history, and the fix on every entry in the encyclopedia.

No credit card. Daily allowance follows verified trust tier. Instant access.

Diagnose this failure in VS Code

Select the traceback or open the failed terminal, then run Denpex locally to see the initiating rank, collateral failures, exact fix, and verification command without uploading the log.

Install the free VS Code extension

References

Don't just read the fix, diagnose your run

The encyclopedia tells you what went wrong. Denpex tells you what went wrong in YOUR training run. With your logs, your config, and your stack.

Diagnose your logs free Compare a solved incident Browse all failures

Related Hardware errors

Xid 149 NETIR_LINK_DOWN on Blackwell: the NVLink fault that Xid 74 knowledge misses

Hardware · critical

NVSwitch SXid errors: what aborts your CUDA jobs and what is only informational

Hardware · critical

GPU Memory Clock Throttle

Hardware · medium

NVLink Error

Hardware · high