Mid-Day Temperature Fluctuations Causing 1-2% Training Throughput Variation
During Llama 3 training on 16,384 H100 GPUs, Meta observed that mid-day temperature fluctuations of 5-10 degrees Celsius caused 1-2% throughput variation across the training cluster. The effect was attributed to GPU dynamic voltage and frequency scaling responding to ambient temperature changes, with the entire cluster's power consumption fluctuating by tens of megawatts throughout the diurnal cycle.
During Llama 3 training on 16,384 H100 GPUs, Meta observed that mid-day temperature fluctuations of 5-10 degrees Celsius caused 1-2% throughput variation across the training cluster.
- Symptom
nvidia-smi reports GPU clock rate oscillating between base and boost clock on a diurnal schedule- Root cause
- GPU boost clock behavior depends on silicon temperature: higher temperature reduces voltage/frequency headroom. Data center cooling capacity lags behind diurnal temperature changes, allowing ambient to rise 5-10C during afternoon. Simultaneous power consumption changes of tens of thousands of GPUs stress the data center power grid.
- Recommended fix
nvidia-smi --lock-gpu-clocks=1410,1410- How Denpex helps
- Denpex investigates Mid-Day Temperature Fluctuations Causing 1-2% Training Throughput Variation using the evidence you provide or your connected workload collects. Earlier rank, host or application evidence is needed to distinguish an initiating failure from a downstream report.
What this failure is
Mid-Day Temperature Fluctuations Causing 1-2% Training Throughput Variation is a Reliability failure seen during ML training runs. During Llama 3 training on 16,384 H100 GPUs, Meta observed that mid-day temperature fluctuations of 5-10 degrees Celsius caused 1-2% throughput variation across the training cluster. The effect was attributed to GPU dynamic voltage and frequency scaling responding to ambient temperature changes, with the entire cluster's power consumption fluctuating by tens of megawatts throughout the diurnal cycle. Common tags: Meta, Llama3, Temperature, Dvfs.
Is this what broke your run? Paste your log.
You're reading about Mid-Day Temperature Fluctuations Causing 1-2% Training Throughput Variation. Paste your own traceback and relevant evidence for an investigation of your workload, with a next action or a specific missing fact. A reference entry does not establish your cause. No account or card for the free diagnosis. Review data handling before submitting sensitive logs.
Before uploading, review cloud data handling and local options.
Upload your log file. Large files are processed in your browser. Only selected evidence is submitted when you run diagnosis.
Why it happens (the mechanism)
GPU boost clock behavior depends on silicon temperature: higher temperature reduces voltage/frequency headroom. Data center cooling capacity lags behind diurnal temperature changes, allowing ambient to rise 5-10C during afternoon. Simultaneous power consumption changes of tens of thousands of GPUs stress the data center power grid. Taken together, these mechanisms explain why the failure is reproducible, why it tends to surface on specific workloads or scales, and why generic mitigation attempts often fall short without addressing the underlying cause.
What you'll observe
- Training throughput varies systematically by 1-2% on a daily cycle correlating with outdoor temperature
- GPU clock rates drop measurably during peak ambient temperature hours
- Cluster-wide power consumption oscillates by tens of megawatts over the diurnal cycle
Common symptoms and what they mean
| Symptom | Why it happens |
|---|---|
| Tokens-per-second metric shows daily sinusoidal pattern with peak at night | GPU boost clock behavior depends on silicon temperature: higher temperature reduces voltage/frequency headroom |
| nvidia-smi reports GPU clock rate oscillating between base and boost clock on a diurnal schedule | Data center cooling capacity lags behind diurnal temperature changes, allowing ambient to rise 5-10C during afternoon |
| Data center PUE increases during peak temperature hours reducing total available power budget | Simultaneous power consumption changes of tens of thousands of GPUs stress the data center power grid |
Which systems are affected
- Large GPU clusters (>1000 GPUs) in air-cooled data centers
- H100/H200 clusters operating near thermal design power limits
- Training runs spanning multiple days where throughput consistency affects convergence
How to confirm this is the problem
Use this checklist to test the hypothesis against a small reproduction. No single line proves the root cause, so preserve the preceding events and compare one variable at a time.
- ✓Reproduce the failure from a clean checkpoint/seed: the symptom must appear without warm-up state from a previous run.
- ✓Verified signal present: Tokens-per-second metric shows daily sinusoidal pattern with peak at night
- ✓Verified signal present: nvidia-smi reports GPU clock rate oscillating between base and boost clock on a diurnal schedule
- ✓Verified signal present: Data center PUE increases during peak temperature hours reducing total available power budget
- ✓A targeted fix from the "How to fix it" section eliminates or substantially reduces the symptom within one validation pass.
Root cause
- GPU boost clock behavior depends on silicon temperature: higher temperature reduces voltage/frequency headroom
- Data center cooling capacity lags behind diurnal temperature changes, allowing ambient to rise 5-10C during afternoon
- Simultaneous power consumption changes of tens of thousands of GPUs stress the data center power grid
The fix and how to prevent it
Searchable error signature
nvidia-smi reports GPU clock rate oscillating between base and boost clock on a diurnal scheduleUse this text as a lookup key in logs and upstream issue trackers. It is not presented as a captured customer log. Confirm the cause from your own preceding events, versions, configuration and the cited references.
The fix and the prevention pattern
The root cause is on this page and stays free. A free account adds the exact remediation steps, saved history, and the fix on every entry in the encyclopedia.
Sign up free. Unlock the full analysisNo credit card. Daily allowance follows verified trust tier. Instant access.
Diagnose this failure in VS Code
Select the traceback or open the failed terminal, then run Denpex locally to see the initiating rank, collateral failures, exact fix, and verification command without uploading the log.
Install the free VS Code extensionRelated failures to investigate next
Don't just read the fix, diagnose your run
The encyclopedia tells you what went wrong. Denpex tells you what went wrong in YOUR training run. With your logs, your config, and your stack.
Related Reliability errors
GB200 NVL72 driver hang with Xid 150 and 154 after long uptime is a firmware bug, not a dead GPU
Reliability · high
Sequence Length Imbalance Causing Distributed Training Stragglers
Reliability · high
Silent Data Corruption from GPU Hardware Faults Causing Loss Spikes and Model Divergence
Reliability · critical
NIXL Firmware Page Registration Fan-Out Triggers Host OOM Kills on HGX H200 and B200
Reliability · critical