IOMMU DMAR Fault Causing GPU Hangs
When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller.
When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation.
- Root cause
- When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller.
- Recommended fix
- Bypass IOMMU for P2P via kernel parameter intel_iommu=igfx_off iommu=pt (or amd_iommu=pt) Sets the IOMMU to pass-through mode for non-virtualized devices, preventing unnecessary DMA address translation faults for direct GPU communication.
- How Denpex helps
- Denpex investigates IOMMU DMAR Fault Causing GPU Hangs using the evidence you provide or your connected workload collects. Earlier rank, host or application evidence is needed to distinguish an initiating failure from a downstream report.
What this failure is
IOMMU DMAR Fault Causing GPU Hangs is a Hardware/Environment failure seen during ML training runs. When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller. Common tags: PCIe/IOMMU.
Is this what broke your run? Paste your log.
You're reading about IOMMU DMAR Fault Causing GPU Hangs. Paste your own traceback and relevant evidence for an investigation of your workload, with a next action or a specific missing fact. A reference entry does not establish your cause. No account or card for the free diagnosis. Review data handling before submitting sensitive logs.
Before uploading, review cloud data handling and local options.
Upload your log file. Large files are processed in your browser. Only selected evidence is submitted when you run diagnosis.
Why it happens (the mechanism)
It looks like a GPU hardware failure or driver hang, but it is actually an interaction bug between the motherboard IOMMU and GPU DMA requests.
What you'll observe
- DMAR: DRHD: handling fault status reg
- DMAR: [DMA Read] Request device [xx:00.0] fault addr
- NVRM: GPU at PCI:0000:xx:00.0: RmInitAdapter failed!
Common symptoms and what they mean
| Symptom | Why it happens |
|---|---|
| GPU stops responding to the host entirely during intensive peer-to-peer (P2P) operations. | When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller. |
| Processes accessing the GPU enter D (uninterruptible sleep) state. | When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller. |
| System may hard freeze or require a physical reboot. | When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller. |
Which systems are affected
- Linux Kernel
- IOMMU
- NVIDIA GPU DMA
- PCIe
How to confirm this is the problem
Use this checklist to test the hypothesis against a small reproduction. No single line proves the root cause, so preserve the preceding events and compare one variable at a time.
- ✓dmesg | grep -E 'DMAR|IOMMU'
- ✓cat /proc/cmdline | grep iommu
Root cause
- When GPUs attempt P2P transfers over the PCIe bus through the host's IOMMU, incorrect page table mapping or hardware bug in the CPU PCIe root complex causes a DMA access violation. The IOMMU blocks the transaction (DMAR fault), hanging the GPU's memory controller.
The fix and how to prevent it
The fix and the prevention pattern
The root cause is on this page and stays free. A free account adds the exact remediation steps, saved history, and the fix on every entry in the encyclopedia.
Sign up free. Unlock the full analysisNo credit card. Daily allowance follows verified trust tier. Instant access.
Diagnose this failure in VS Code
Select the traceback or open the failed terminal, then run Denpex locally to see the initiating rank, collateral failures, exact fix, and verification command without uploading the log.
Install the free VS Code extensionReferences
Don't just read the fix, diagnose your run
The encyclopedia tells you what went wrong. Denpex tells you what went wrong in YOUR training run. With your logs, your config, and your stack.